mirrors/wyre
1
Fork 0
mirror of https://github.com/nickmqb/wyre.git synced 2025-12-15 15:00:26 -08:00
Code Issues Projects Releases Wiki Activity

Tweak docs

Browse source
This commit is contained in:
nickmqb 2020-09-26 00:56:45 +02:00
parent 032919c0c1
commit c52977fa9d
4 changed files with 9 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/feature_overview.md
View file

@ -25,7 +25,7 @@ Modules can be instantiated inline. Example:
// ...
}
Assuming that `adder` has two outputs `val` and `c_out`, they can be accessed as `sum.val` and `sum.c_out`. There is no need to explicitly connect any output wires.
If we imagine that `adder` has two outputs `val` and `c_out`, they can be accessed as `sum.val` and `sum.c_out`. There is no need to explicitly connect any output wires.
### Order independent declarations