mirrors/wyre
1
Fork 0
mirror of https://github.com/nickmqb/wyre.git synced 2025-12-05 18:20:36 -08:00
Code Issues Projects Releases Wiki Activity

Update README

Browse source
This commit is contained in:
nickmqb 2020-09-26 15:48:17 +02:00
parent ac4ed5c64d
commit 077c17ae27
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
README.md
View file

@ -1,6 +1,6 @@
# Wyre # Wyre
Ergonomic hardware definition language that compiles to Verilog. An ergonomic hardware definition language that compiles to Verilog.
## Features ## Features
@ -43,7 +43,7 @@ What does Wyre look like? Here is a basic example design with 2 modules, a clock
## Background ## Background
A while back I got a Lattice iCE40 FPGA to learn more about how computers work at a low level. I've had a lot of fun making designs for it in Verilog. During the process I kept track of gripes with the toolchain. I ended up with a list of mostly minor things, but nonetheless a list that had a fair amount of items. I felt that there were enough items to justify building some new tooling, and Wyre is the result. A while back I got a Lattice iCE40 FPGA. I've had a lot of fun making designs for it in Verilog and learning more about how computers work at a low level. During the process I kept track of gripes with the toolchain. I ended up with a list of mostly minor things, but nonetheless a list that had a fair amount of items. I felt that there were enough items to justify building some new tooling, and Wyre is the result.
Compared to Verilog, Wyre aims to cut down on verbosity, reduce errors (via strong typing) and improve design iteration speed. Wyre compiles to Verilog, so any design can be fed through an existing Verilog-based toolchain. Compared to Verilog, Wyre aims to cut down on verbosity, reduce errors (via strong typing) and improve design iteration speed. Wyre compiles to Verilog, so any design can be fed through an existing Verilog-based toolchain.